Ultracompact and Low-Power Logic Circuits via Workfunction Engineering
نویسندگان
چکیده
منابع مشابه
Low-power CMOS circuits - technology, logic design and CAD tools
Read more and get great! That's what the book enPDFd low power cmos circuits technology logic design and cad tools will give for every reader to read this book. This is an on-line book provided in this website. Even this book becomes a choice of someone to read, many in the world also loves it so much. As what we talk, when you read more every page of this low power cmos circuits technology log...
متن کاملCascadable adiabatic logic circuits for low-power applications
There have been several strategies proposed to realise adiabatic circuits. Most of them require a clock signal and also its complement form. In this investigation, the authors we propose a family of adiabatic circuits, which consist of two branches and which enable control of charging and discharging of the capacitive load only by the input signal, work with single time varying supply and with ...
متن کاملSynthesis of Low Power CMOS Circuits Using Pass Logic Topology
in recent years, with the increasing demand for high-performance portable electronic devices such as laptop cornputers and cellular phones, power dissipation has become a very important performance parameter in VLSI design. One approach to power reduction hvolves the use of circuit topologies different fiom the standard CMOS topology. A probiem with this approach is that there is a lack of desi...
متن کاملCircuits for High-Performance Low-Power VLSI Logic
The demands of future computing, as well as the challenges of nanometer-era VLSI design, require new digital logic techniques and styles that are simultaneously high performance, energy efficient, and robust to noise and variation. We propose a new family of logic styles called Preset Skewed Static Logic (PSSL). PSSL bridges the gap between the two main logic styles, static CMOS logic and domin...
متن کاملLow-power Logic Styles for Full-adder Circuits
This paper contributes to a better knowledge of the behaviour of conventional CMOS and CPL full-adder circuits when low voltage, low power or small power-delay products are of concern. It completes and overcomes limitations of previous studies as optimal power-delay curves, for CPL and CMOS full adders, have been built up using an automatic sizing tool based on statistical optimization. Supply ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Journal on Exploratory Solid-State Computational Devices and Circuits
سال: 2019
ISSN: 2329-9231
DOI: 10.1109/jxcdc.2019.2962494